BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:Europe/Stockholm
X-LIC-LOCATION:Europe/Stockholm
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=-1SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=10;BYDAY=-1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20191206T142453Z
LOCATION:Substanz 1\, 2
DTSTART;TZID=Europe/Stockholm:20180626T083000
DTEND;TZID=Europe/Stockholm:20180626T100000
UID:isc_hpc_ISC High Performance 2018_sess113_post129@linklings.com
SUMMARY:(RP14) Automatic Generation of Full-Set Batched BLAS
DESCRIPTION:Research Poster\n\n(RP14) Automatic Generation of Full-Set Bat
 ched BLAS\n\nHirota, Mukunoki, Imamura\n\nBatched Basic Linear Algebra Sub
 programs (batched BLAS) is a new BLAS interface which computes multiple in
 dependent BLAS operations as a single subroutine. On many-core processors,
  a small size problem may not utilize the computation power of all the cor
 es. Batched BLAS is a solution to utilize many cores effectively. Some of 
 high-demanded batched BLAS routines have been developed for CPU/XeonPhi an
 d GPUs, but a full set of the BLAS routines (including level-1/2/3 routine
 s) has not been provided yet. This study presents the first implementation
  of the level 1-2-3 full-set variable Batched (vbatched) BLAS interface. T
 o develop this BLAS, we developed an efficient development method to devel
 op a full set of batched BLAS routines using automatic code generation wit
 h some existing standard BLAS implementation. In our method, Batched BLAS 
 source files are generated by our automatic code generator implemented in 
 Python based on a routine definition, a cost definition, and a scheduling 
 template files. Our current implementation was generated from Intel MKL’s 
 standard BLAS implementation and supports Intel MKL style variable size ba
 tched interface. Our evaluation results using XeonPhi 7210 processor demon
 strated that the auto-generated batched BLAS routines achieved competitive
  performance with standard BLAS. Our results suggest that such an automati
 c generation would be an effective method to develop batched BLAS routines
  for future architectures.\n\nPasses: Conference Pass, Math Library Design
 , Scientific Software Development\n\nTag: Conference Pass, Math Library De
 sign, Scientific Software Development
URL:https://2018.isc-program.com/presentation/?id=post129&sess=sess113
END:VEVENT
END:VCALENDAR

